CLAIMS 1 2 3 1. A semiconductor device comprising: 4 a drain region having a first conductivity type; 5 a body region formed above said drain region 6 having a second conductivity type opposite said first conductivity type; 7 8 a source region of said first conductivity type 9 formed in said body region so that said source region is separated from said drain region by said body 10 11 regions: 12 an upward opening dielectric region lining a first 13 upward opening rectangular groove extending downward 14 through said source and said body regions and into said drain region so that a first portion of said source 15 region and a first portion of said body region lie on 16 17 one side of said rectangular groove and a second portion of said source region and a second portion of 18 said body region lie on the other side of said 19 20 rectangular groove, said wwward opening dielectric region defining a second upward opening rectangular 21 22 groove; a gate region having a top surface, said gate 23 region completely filling the bottom portion of said 24 25 second upward opening rectangular groove, said top 26 surface of said gate region being situated between said first portion and said sedond portion of said source 27 28 region; and an insulating region having a planar top surface 29 30 formed above said gate region and above said first and 31 said second portions of said source and said body 32 regions. 33 34 A semiconductor device as in Claim 1 wherein said 35 source and said body regions are formed in an epitaxial

A semiconductor device as in Claim 1 wherein said

layer having said first conductivity type.

36 37

38

3.

1 drain region comprises a semiconductor substrate, said body
2 region consists of an epitaxial layer formed on said
3 substrate, and said gate region extends into said
4 substrate.

4. A semiconductor device as in Claim 1 wherein said drain region comprises a semiconductor substrate and a selected portion of an epitaxial layer formed on said semiconductor substrate and said gate region extends through said epitaxial portion of said drain region into said substrate.

5. A semiconductor device as in Claim 1 further including a fourth region having said second conductivity type, said fourth region underlying said drain region, said first portion of said body region, said drain region, and said fourth region comprising an emitter, base, and collector, respectively, of a junction transistor.

6. A semiconductor device comprising:
a block of semiconductor material having a top surface;

an upward opening dielectric region lining an upward opening rectangular groove extending downward from said top surface into said block of semiconductor material, said upward opening dielectric region thereby defining a second upward opening rectangular groove;

a source region of first conductivity type extending downward into said block of semiconductor material from said top surface adjacent a first portion of said dielectric region;

a body region of second conductivity type opposite said first conductivity type in said block of semiconductor material, said body region underlying and being adjacent said source region and being adjacent a second portion of said dielectric region;

a drain region of said first conductivity type in said block of semiconductor material aid drain region

1 being adjacent and underlying said body region and 2 being adjacent a third portion of said dielectric 3 region; 4 a gate region having a top surface, said gate 5 region completely filling the bottom portion of said 6 second upward opening rectangular groove, said top 7 surface of said gate region being opposite said source 8 region; and 9 an insulating material having a planar top surface 10 formed above/said gate region and above said source 11 region. 12 A semiconductor device as in Claim 6 further 13 14 comprising a region of said sedond conductivity type underlying said drain region, wherein 15 16 a portion of said body region, a portion of said 17 drain region and a portion of said region of said 18 second conductivity type underlying said drain region 19 comprise a junction transistor. 20 A method of making a semiconductor device 21, omprising the following steps: forming a first region of a semiconductor material 24 having a first conductivity type; 25 forming a second region of a semiconductor 26 material having a second conductivity type above and in 27 contact with said first region, said second region 28 having a top surface; 29 forming a third region of said first conductivity 30 type in a first portion of said second region, said 31 third region extending to a first portion of said top 32 surface; forming a first rectangular groove in said first 33 portion of said top surface, said rectangular groove 34/ extending downward through said third and said second 35 regions into said first region so that a first portion 36 of said third region and a first portion of said second 37

region lie on one side of said rectangular groove and a

second portion of said third region and a second portion of said second region life on the other side of said rectangular groove;

lining said rectangular groove with a dielectric material thereby forming a second, inner rectangular groove;

filling the bottom portion of said second, inner rectangular groove with a conductive material so that a top surface of said conductive material in said second groove lies between said first portion and said second portion of said third region;

forming an insulating layer having a planar top surface over the device resulting from the preceding steps.

A method as in Claim & wherein said first region is formed on a fourth region of semiconductor material of said second conductivity type.

> A method of making a semiconductor device omprising the following steps:

forming a first region of a semiconductor material having a first conductivity type;

forming a second region of a semiconductor material having a second conductivity type above and in contact with said first region, said second region having a top surface;

forming a third region of said first conductivity type in a first portion of said second region, said third region extending to a first portion of said top surface;

forming a first rectangular groove in said top groove extending downward into said first surface, ysald region so that a portion of said third region and a portion of said second region lies adjacent on one side of salta Alettina

ithe dielectric material thereby forming a second, wher rectangular groove; filding the bottom portion of said second, inner

2 3

1

7

8

9

10

11

12

13 14

15

16

17

18

6

19 20

22 23

> 24 25

26

27 28

29

30 31

33

38

rectangular groove with a conductive material so that a top surface of said conductive material in said second, groove lies opposite said portion of said third region; forming an insulating layer having a planar top surface over the device resulting from the preceding steps. A method as in Claim 10 wherein said first region is formed on a fourth region of semiconductor material of said second conductivity type. 10 C 1-

- 15 -